



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/751,307	12/31/2003	Mohamed Soufi	03226.356001; SUN040029	8806

32615 7590 10/02/2006

OSHA LIANG L.L.P./SUN
1221 MCKINNEY, SUITE 2800
HOUSTON, TX 77010

EXAMINER

OCHOA, JUAN CARLOS

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 10/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/751,307	Applicant(s) SOUFI ET AL.	
	Examiner Juan C. Ochoa	Art Unit 2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 31 December 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1–20 are presented for examination.

Claim Objections

2. Claims 13 and 15 are objected to because of the following informalities:
3. Claim 13 line 1 refers to the term “method”. Term lacks antecedent basis. Examiner interprets as “computer system” for examination purposes.
4. Claim 15 line 2 refers to the term “second simulation image”. Term lacks antecedent basis. Examiner interprets as “first simulation image” for examination purposes.
5. Appropriate correction is required.

Claim Rejections - 35 USC § 101

6. Claims 1, 8, and 20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.
7. Specifically, claims 1, 8, and 20 do not produce a useful, concrete and tangible result. Their last lines refer to “debugging” and/or “debug”, while the intended use set forth in their preambles calls for “verifying” and/or “verify”. Recommend amending the claims to read “verifying” and/or “verify” as in claim 15 line 10. In claim 15 line 10, the limitation “to verify” clearly reflects the intended use set forth in the preamble.

Claim Rejections - 35 USC § 103

Art Unit: 2123

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

10. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

11. Claims 1–20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujiwara et al., (Fujiwara hereinafter), U.S. Patent 6,510,541 taken in view of Tseng et al., (Tseng hereinafter), U.S. Patent 6,009,256

Art Unit: 2123

12. As to claim 1, Tseng discloses a method for providing verification for a first simulation image, comprising: producing an optimized image (see col. 22, lines 9–11); simulating the optimized image (see Fig. 2, item No. 135); simulating the second simulation image to gather simulation data (see Fig. 2, item No. 145); and debugging the first simulation image using simulation data (see col. 9, lines 61–67 and Fig. 2, item No. 115).

13. While Tseng discloses a method for providing verification for a first simulation image, Tseng fails to expressly disclose removing nodes from the first simulation image to produce an optimized image and an optimized nodes image; invoking the optimized nodes image; and reconstructing a second simulation image using the optimized image and the optimized nodes image.

14. Fujiwara discloses removing nodes from the first simulation image to produce an optimized image and an optimized nodes image (see “optimization model” in col. 18, line 63 to col. 19, line 9 and Fig. 29); invoking the optimized nodes image (see col. 19, lines 23–25) if debugging is selected; and reconstructing a second simulation image using the optimized image and the optimized nodes image (see col. 19, lines 20–23).

15. Tseng and Fujiwara are analogous art because they are both related to verification of electronic systems.

16. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the teachings of Fujiwara in the method of Tseng because Fujiwara provides a database for design of an integrated circuit where data usable for system verification is stored in a flexibly utilizable state (see col. 1, lines 62–

Art Unit: 2123

67), and as a result, Fujiwara reports the following improvements over his prior art:

reduction in simulation speed by reducing instances of optimized away unused modules in memory and their signal changes (see col. 19, lines 10–31).

17. As to claim 2, Fujiwara discloses a method wherein the first simulation image and the second simulation image comprise a register transfer level design (see “RT layer” in Fig. 4).

18. As to claim 3, Fujiwara discloses a method wherein debugging comprises comparing a reference value to a value of a corresponding register transfer level design component of at least one selected from the group consisting of the optimized image and the second simulation image (see col. 17, lines 44–67 and “signals” in and Fig. 25 and Fig. 26).

19. As to claim 4, Fujiwara discloses a method wherein the optimized nodes image comprises at least one node selected from the group consisting of a redundant node, an unobservable node, and a dangling node (see redundant and/or dangling in col. 19, lines 10–19 and Fig. 30).

20. As to claim 5, Fujiwara discloses a method wherein the optimized nodes image comprises a list of optimized nodes and information about how to compute the optimized nodes image from the optimized image (see “hierarchy expansion part” in col. 18, lines 1–12 and Fig. 26, item No. 524).

21. As to claim 6, Fujiwara discloses a method wherein simulating is performed on a simulation test bench (see col. 6, lines 61–65).

22. As to claim 7, Tseng discloses a method further comprising: isolating and eliminating a bug in the first simulation image using simulation data (see col. 9, lines 61–67 and Fig. 2, item No. 115).

23. As to claims 8–14, these claims recite a computer system for performing the method of claims 1–7. Tseng discloses a system (see col. 1, lines 8–11) for performing a method that teaches claims 1–7. Therefore, claims 8–14 are rejected for the same reasons given above.

24. As to claim 15, Tseng discloses a system (see col. 1, lines 8–11) for verifying a first simulation image, comprising: an optimizer tool (see col. 22, lines 9–11); a test vector (see Fig. 3, item No. 235) providing an input signal value for a component in at least one selected from the group consisting of the optimized image and a second simulation image (see Fig. 3, item No. 255); wherein the testbench provides functionality to verify at least one selected from the group consisting of the optimized image and the second simulation image using the test vector (see col. 16, lines 62–64). While Tseng discloses a system for providing verification for a first simulation image, Tseng system lacks an optimizer tool providing functionality to optimize the second simulation image into an optimized image and an optimized nodes image and a reconstructor tool of a testbench providing functionality to reconstruct the second simulation image using the optimized image and the optimized nodes image, if debugging is selected. Fujiwara discloses an optimizer tool providing functionality to optimize the second simulation image into an optimized image and an optimized nodes image (see “optimization model” in col. 18, line 63 to col. 19, line 9 and Fig. 29) and a

Art Unit: 2123

reconstructor tool of a testbench providing functionality to reconstruct the second simulation image using the optimized image and the optimized nodes image (see col. 19, lines 20–23), if debugging is selected.

25. As to claims 16–20, these claims recite a computer system for performing the method of claims 1–5. Tseng discloses a system (see col. 1, lines 8–11) for performing a method that teaches claims 1–5. Therefore, claims 16–20 are rejected for the same reasons given above.

Conclusion

26. Examiner would like to point out that any reference to specific figures, columns and lines should not be considered limiting in any way, the entire reference is considered to provide disclosure relating to the claimed invention.


27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Juan C. Ochoa whose telephone number is (571) 272-2625. The examiner can normally be reached on 7:30AM - 4:00 PM.

28. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on (571) 272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.


29. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

Art Unit: 2123

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



9/24/06



PAUL RODRIGUEZ
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

9/24/06